1.
Papoutsakis S, Mansouri N. A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications. J Stud Res [Internet]. 2021Nov.30 [cited 2023Jan.30];10(4). Available from: https://jsr.org/index.php/path/article/view/1440