Papoutsakis, Stelios, and Nazanin Mansouri. “A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications”. Journal of Student Research 10, no. 4 (November 30, 2021). Accessed January 30, 2023. https://jsr.org/index.php/path/article/view/1440.