Papoutsakis, S., and N. Mansouri. “A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications”. Journal of Student Research, vol. 10, no. 4, Nov. 2021, doi:10.47611/jsr.v10i4.1440.