S. Papoutsakis and N. Mansouri, “A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications”, J Stud Res, vol. 10, no. 4, Nov. 2021.