Papoutsakis, S.; Mansouri, N. A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications. J Stud Res 2021, 10.