Papoutsakis, S. and Mansouri, N. 2021. A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications. Journal of Student Research. 10, 4 (Nov. 2021). DOI:https://doi.org/10.47611/jsr.v10i4.1440.