A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications


  • Stelios Papoutsakis University of Portland
  • Nazanin Mansouri University of Portland




Higher-Level Synthesis, FSMD, RTL Design, Prototype, GUI, Verilog


This work presents a light-weight synthesis tool, F2VGen (Finite State Machine to Verilog Generator), that generates Register Transfer Level (RTL) implementations modeled using Verilog hardware description language (HDL) from abstract specifications provided as extended finite state machines (FSMD). This approach takes synthesis yet to a higher level. In contrast to conventional high-level synthesis (HLS) where the design specification is given in behavioral Verilog, in this work specification begins at an even higher level of abstraction and is provided as a finite state machine that captures the data-flow. Designers can input the design specification using a graphical interface (GUI). The resulting synthesized design is implemented at the register-transfer level and is distinctly divided into a data-path (that performs the computations) and a controller (that controls the operation of the data-path). The process does not guarantee an optimized implementation in terms of area, power consumption or speed. However, it realizes the required functionality in hardware, and can be used in many settings where access to a fast prototype is required. The prototypes are implemented in reconfigurable devices such as Field Programmable Gate Arrays (FPGAs) and present an effective solution when a fast proof of concept design is needed, and also as a stand-in model in situations when testing the interactive systems in actual hardware is required.


Download data is not yet available.


Metrics Loading ...

References or Bibliography

D. K. D. a. R. Sanyal, ""Semi-automatic generation of UML models from natural language requirements"," in

ISEC '11: Proceedings of the 4th India Software Engineering Conference, February 2011.


B. T. a. R. K. Hammond Pearce, ""DAVE: Deriving Automatically Verilog from English"," in MLCAD '20:

Proceedings of the 2020 ACM/IEEE Workshop on Machine Learning for CAD, November 2020.


C. B. H. a. I. G. Harris, ""GLAsT: Learning formal grammars to translate natural language specifications into

hardware assertions"," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016.


T. Parr, "The Definitive ANTLR 4 Reference", Pragmatic Bookshelf, 2013.



How to Cite

Papoutsakis, S., & Mansouri, N. (2021). A Higher-Level Synthesis Tool for Rapid-Prototyping of Verilog RTL Designs from FSMD Specifications. Journal of Student Research, 10(4). https://doi.org/10.47611/jsr.v10i4.1440



Research Articles